View 7550_6867618.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

24-bit, fixed point, 50 mips dsp core large on-board program rom and data ram (up to 16kw rom/ram and 16kw ram) integrated stereo a/d and d/a, 16-bit sigma-delta programmable codec sample rate from 4 to 48 khz on-board pll for core clock and converters management of external flash/sram/dram memory bank i 2 c or spi serial interface for ex- ternal control 80-pin tqfp, 0.65 mm pitch automotive grade (from -40 c to +85c) description the tda755x family is a high performances, fully programmable 24-bit, 50 mips digital signal processor (dsp), designed to support several speech and audio applications, as automatic speech recognition, speech synthesis, speaker verification, echo and noise cancellation. soft- ware for these applications is licenced by lernout & hauspie and ncti. it offers an effective solution for this kind of appli- cations because of the a/d and d/a converters and the big amount of memory integrated on chip. this is preliminary information on a new product now in development. details are subject to change without notice. september 1999 ? i 2 c/spi port flags 8 flash interface sai rom/ram dsp core pll ram analog out multiplexed bus analog in d99au1020a dac adc l r l r block diagram tqfp80 tda7550/r tda7551 tda7552 tda7553 digital signal processing ic for speech and audio applications product preview 1/12 free datasheet http:///
applications real time digital speech and audio processing: speech recognition, speech synthesis, speech compression, echo cancelling, noise cancelling, speaker verification. absolute maximum ratings symbol parameter value unit v ddp pads dc supply voltage C0.3 to v dd +0.3 v v d , v in digital or analog input voltage C0.3 to v ddp +0.3 v t op operating temperature range C40 to +85 c t stg storage temperature range C55 to +150 c p tot total maximum power dissipation mw 1 2 3 5 6 4 7 8 9 10 31 11 32 33 34 35 36 75 74 73 72 70 71 69 68 67 66 65 55 54 53 51 50 52 60 59 58 56 57 emi_a8 emi_ad7 gnd emi_ad6 emi_ad5 vdd emi_a13 emi_a12 emi_a11 emi_a7 emi_a10 mosi vdd gnd test3 sck sdi lrck vdd gnd sdo gpio1 drdn gnd ale xto pgnd pvcc xti clkout vdd gpio4 gpio7 voutl voutr cvdd gpio3 gpio6 cgnd cgnda vinl vinr vdd gnd tqfp80 26 27 28 29 30 76 emi_ad0 77 emi_ad1 78 emi_ad2 79 emi_ad3 80 emi_ad4 emi_a21 dwrn test1 test2 miso 21 22 23 24 25 49 48 46 45 47 gpio2 gnd sda/ss scl/sck vdd 12 13 14 15 16 emi_a16 gnd vdd emi_a14 emi_a15 64 63 62 61 refcap vref cvdda test4 37 38 39 40 gpio0 gpio5 dbck dbin 44 42 41 43 intn dbrqn dbout nreset 17 18 19 20 emi_a20 emi_a19 emi_a18 emi_a17 pin connection tda7550r - tda7550 - tda7551 - tda7552 - tda7553 2/12
pin functions n. name type description 1 emi_ad5 i/o emi multiplexed address/data line 5. these pin acts as the emi multiplexed address and data line 5 2 emi_ad6 i/o emi multiplexed address/data line 6. these pin acts as the emi multiplexed address and data line 6 3 vdd i digital power supply 4 gnd i ground 5 emi_ad7 i/o emi multiplexed address/data line 7. these pin acts as the emi multiplexed address and data line 7 6 emi_a8 o emi address line 8. these pin acts as the emi address line 8. the interface is designed to address up to 4 mbytes of external flash, eprom or sram. 7 emi_a9 o emi address line 9. these pin acts as the emi address line 9. 8 emi_a10 o emi address line 10. these pin acts as the emi address line 10. 9 emi_a11 o emi address line 11. these pin acts as the emi address line 11. 10 emi_a12 o emi address line 12. these pin acts as the emi address line 12. 11 emi_a13 o emi address line 13. these pin acts as the emi address line 13. 12 emi_a14 o emi address line 14. these pin acts as the emi address line 14. 13 emi_a15 o emi address line 15. these pin acts as the emi address line 15. 14 vdd i digital power supply 15 gnd i ground 16 emi_a16 o emi address line 16. these pin acts as the emi address line 16. 17 emi_a17 o emi address line 17. these pin acts as the emi address line 17. 18 emi_a18 o emi address line 18. these pin acts as the emi address line 18. 19 emi_a19 o emi address line 19. these pin acts as the emi address line 19. 20 emi_a20 o emi address line 20. these pin acts as the emi address line 20. 21 emi_a21 o emi address line 21. these pin acts as the emi address line 21. 22 dwrn o emi write enable. this pin serves as the write enable for the emi 23 test1 i test 1. used for test: set to low for normal operation 24 test2 i test 2. used for test: set to high for normal operation 25 miso i/o spi master output slave input serial data. serial data output for spi type serial port when in spi master mode and serial data input when in spi slave mode 26 mosi i/o spi master input slave output serial data. serial data input for spi type serial port when in spi master mode and serial data output when in spi slave mode 27 vdd i digital power supply 28 gnd i ground 29 test3 i test 3. used for test: set to low for normal operation 30 sdi i sai data input 31 sck i/o sai bit clock 32 lrck i/o sai left/right clock 33 vdd i digital power supply 34 gnd i ground 35 sdo o sai data output tda7550r - tda7550 - tda7551 - tda7552 - tda7553 3/12
n. name type description 36 gpio1 i/o general purpose i/o 37 gpio0 i/o general purpose i/o 38 gpio5 i/o general purpose i/o 39 dbck i/o debug port bit clock/chip status 1. the serial clock for the debug port is provided. may also be used as gpio9. 40 dbin i/o debug port serial input/chip status 0. the serial data input for the debug port is provided. may also be used as gpio11. 41 dbout i/o debug port serial output. this pin is the serial data output for the debug port. may also be used as gpio10. 42 dbrqn i debug port request input. this pin is used to request debug mode operation to euterpe 43 nreset i system reset. a low level applied to reset input initializes the ic. 44 intn i external interrupt line. when this line is asserted low the dsp may be interrupted. 45 scl/sck i/o i 2 c serial clock line. clock line for i 2 c bus. schmitt trigger input. i/o spi bit clock. if spi interface is enabled, it behaves as spi bit clock. 46 sda/ss i/o i 2 c serial data line. data line for i 2 c bus. schmitt trigger input. i spi slave select. if spi interface is enabled, it behaves as slave select line for spi bus. 47 vdd i digital power supply 48 gnd i ground 49 gpio2 i/o general purpose i/o 50 gpio6 i/o general purpose i/o 51 gpio3 i/o general purpose i/o 52 cgnd i ground for the internal codec cell 53 cvdd i power supply for the internal codec cell 54 voutr o single-ended right channel analogue output from dac 55 voutl o single-ended left channel analogue output from dac 56 vdd i digital power supply 57 gnd i ground 58 vinr i single-ended right channel analogue input to adc 59 vinl i single-ended left channel analogue input to adc 60 cgnda i ground for the internal codec cell 61 test4 o connect a 22k pull-down resistor 62 cvdda i power supply for the internal codec cell 63 vref o voltage reference from the codec cell 64 refcap o voltage reference capacitor bypass 65 gpio7 i/o general purpose i/o 66 gpio4 i/o general purpose i/o 67 vdd i digital power supply 68 clkout o clock output. output clock divided down from pll pin functions (continued) tda7550r - tda7550 - tda7551 - tda7552 - tda7553 4/12
n. name type description 69 xti i crystal oscillator input. crystal oscillator input drive 70 pgnd o pll ground input. ground connection for oscillator circuit 71 pvcc i pll power supply positive. supply for pll clock oscillator 72 xto o crystal oscillator output. crystal oscillator output drive 73 ale o emi address latch enable. this pin acts as the emi address latch enable for the external memory interface 74 gnd i ground 75 drdn o emi read enable. this pin serves as the read enable for the emi 76 emi_ad0 i/o emi multiplexed address/data line 0. these pin acts as the emi multiplexed address and data line 0 77 emi_ad1 i/o emi multiplexed address/data line 1. these pin acts as the emi multiplexed address and data line 1 78 emi_ad2 i/o emi multiplexed address/data line 2. these pin acts as the emi multiplexed address and data line 2 79 emi_ad3 i/o emi multiplexed address/data line 3. these pin acts as the emi multiplexed address and data line 3 80 emi_ad4 i/o emi multiplexed address/data line 4. these pin acts as the emi multiplexed address and data line 4 recommended dc operating conditions symbol parameter test condition min. typ. max. unit v dd power supply volrage range 3 3.3 3.6 v t j operating junction temp. C40 125 c pin functions (continued) tda7550r - tda7550 - tda7551 - tda7552 - tda7553 5/12
24 bit dsp core the dsp core is a general purpose 24-bit dsp. the main feature of the dsp core are listed be- low: 50mhz operating frequency (50 mips) single cycle multiply and accumulate 2x56-bit accumulators double precision multiply convergent rounding scaling and saturation arithmetic 48-bit or 2x24-bit parallel moves 64 interrupt vector locations fast or long interrupts possible programmable interrupt priorities and masking 8 each address registers, address offset registers and address modulo registers linear, reverse carry, multiple buffer modulo, multiple wrap-around modulo address arith- metic post-increment or decrement by 1 or by offset, index by offset, predecrement address repeat instruction and zero overhead do loops hardware stackcapable of nesting 7 do loops or 15 interrupts/subroutines bit manipulation instructions possible on all registers and memory locations. also jump on bit test. data arithmetic logic unit (dalu) address generation unit (agu) program control unit (pcu) three data buses three address buses internal data bus switch bit manipulation unit debug logic memories 16384x24-bit program rom used for storing the program code. 16384x24-bit data ram used for storing data. dsp peripherals serial audio interface (sai) the sai is used to deliver digital audio to the dsp from an external source and to deliver digital audio from the dsp to an external dac. it allows using an external codec. the main features of this block are listed below: C one data transmission line C one data reception line C master and slave operating modes C reference clock for transmission supplied C transmit and receive interrupt logic modified to trigger on left/right data pairs C receive and transmit data registers have two locations to hold left and right data i 2 c interface/spi the inter integrated-circuit bus is a simple bi- directional two-wire bus used for efficient inter ic control. all i 2 c bus compatible devices in- corporate an on-chip interface which allows them communicate directly with each via the i 2 c bus. every component hoocked up to the i 2 c bus has its own unique address whether it is a cpu, memory or some other complex function chip. each of these chips can act as a receiver and/or transmitter depending on its functional- ity. the serial peripheral interface (spi) can be enabled instead of the i 2 c interface. during an spi transfer, data is trasmitted and received simulaneously. a serial clock line synchronizes shifting and sampling of the information on the two serial data lines. a slave select line allows individual selection of a slve spi device. when an spi transfer occurs an 8-bit word is shifted out one data pin while another 8-bit character is simultaneously shifted in a second data pin. the central element in the spi system is the shift register and the read data buffer. the sys- tem is single buffered in the trasmit direction and double buffered in the receive direction. emi the external memory interface is viewed as a memory mapped peripheral. data transfers are performed by moving data into/from data regis- ters and the control is exercised by polling status flags in the control/status register or by servicing interrupts. an external memory write is executed by writing data into the data write register. an external memory read operation is executed by either writing to the offset register or reading the data read register, depending on the configuration. the main features of the emi are listed below: C data bus width fixed at 4 bits for dram and 8 bits for sram C 22 bit address bus multiplexed with an 8 bit data bus C three choices of data word lenghths, 8, 16 or 24 bits in sram mode C two choices of data word lenght, 16 or 24 bits in dram mode C thirteen address lines 2 26 = 256mbits tda7550r - tda7550 - tda7551 - tda7552 - tda7553 6/12
addressable dram C refresh rate for dram can be chosen among sixteen divide factors C sram or dram relative addressing modes C 2 22 =4mbytes addressable sram C four sram timing choices C two read offset register pll the euterpe clock system generates the fol- lowing clocks: C dclk the dsp core clock C mclk codec master clock C lrclk left/right clock for the sai and the codec C sclk shift serial clock for the sai and the codec the output of the pll operates from 70 to 140 mhz. the dsp core can operate with a clock up to 50 mhz. from the vco output the audio clock are de- rived. codec the main features of the codec are listed be- low: C one 16-bit delta sigma stereo adc C 80 db dynamic range C oversampling ratio: 128 C one 16-bit delta sigma stereo dac C 80 db dynamic range C interpolating ratio: 128 C sampling rates of 4khz to 48khz C signal noise ratio: 80 db typ. the analog interface is in the form of differen- tial signals for each channel. the interface on the digital side has the form of an sai interface and can interface directly to an sai channel and then to the dsp core. device versions part no. internal program memory function serial i/f external memory audio input audio output software tda7550r ram one of the below master or slave i 2 c flash or ram yes (by appl.) yes (by appl.) custom specs. tda7550 rom speech recognition slave i 2 c flash yes, 1 (voice in) yes (prompts) asr-311 engine by lernout & hauspie tda7551 speaker verification slave i 2 c optional flash yes, 1 (voice in) yes (prompts) sv208 engine by lernout & hauspie tda7552 text-to- speech slave i 2 c C no yes (voice out) tts3000 engine by lernout & hauspie tda7553 sf/fde master i 2 c or spi (ram) yes, 1 (voice in) yes (filtered) engine by ncti note: tda7550 requires word databases on flash (cfr. document words) tda7550r - tda7550 - tda7551 - tda7552 - tda7553 7/12
tda7550 asr311 automatic speech recognition solution the tda-7550 is a single-chip solution for isolated word speech recognition, featuring the lernout & hauspie asr311 automatic speech recognition engine. word base recognition isolated word recognition the words database is created from an extensive set of recordings, with an equal distribution of speakers; the recordings are partially taken in automotive conditions at low, medium and high speed. quasi-connected digit recognition minimum pause between two numbers 150ms. noise-robust recognition the recognition is still very robust even in high noisy environment (as automotive or industrial environments) speaker-independent recognition recognition is affected by selected language, no training is required speaker-dependent recognition user words can be stored and mixed with speaker-independent words training phase user words can be trained by repeating three times the selected word. recognition is guaranteed when the same speaker is talking. prompts voice prompts can be stored on flash for creating a voice-based user interface control through i 2 c management of the recognition engine, user words and voice prompts is accomplished through an i 2 c protocol: the tda7550 appears as a slave i 2 c device. many languages available vocabularies in the following languages are available: us english, french, german, italian, spanish, japanese. all the vocabularies have a common subset of about 150 words. other words and languages are available on request. the external flash is used to store: speaker independent vocabulary (4 kb/word) user words (4 kb/word) voice prompts (11 kb/sec) sample rate: 11.025 khz recognition rate: > 95% maximum number of active words: 30 maximum number of words: 450 word memory requirements: 4 kb (speaker-independent) 4 kb (speaker-dependent) prompt memory requirements: 11 kb/s audio amp spkr mic preamp t t d d a a 7 7 5 5 5 5 0 0 f f l l a a s s h h b b a a n n k k m c slave i 2 c emi adc dac up to 4 mb service request figure 1. tda7550r - tda7550 - tda7551 - tda7552 - tda7553 8/12
audio amp (optional) spkr mic preamp t t d d a a 7 7 5 5 5 5 1 1 f f l l a a s s h h b b a a n n k k controller emi pass-phrases can reside here to external world slave i 2 c adc dac up to 4 mb service request figure 2. tda7551 sv208 speaker verification solution the tda7551 is a single-chip solution for speaker verification, featuring the lernout & hauspie sv208 verification engine. pass-phrases can be stored by performing an enrollment (the pass-phrase must be repeated three times), then the incoming prompt can be compared with the pre-stored pass-phrase to verify the speaker identity. known password speaker recognition noise-robust recognition of isolated words enrollment phase the speaker associates his identity to an utterance, which must last from 1 to 2 seconds, and reapeat it three times; the algorithm performs an analysis and accepts or rejects the enrollment phase. verification phase the claimed identity of the speaker is compared with the result of the verification phase, in which the input prompt is compared with the selected pass-phrase. control through i 2 c management of the verification engine is accomplished through an i 2 c protocol: the tda7551 appears as a slave i 2 c device. sample rate: 8 khz equal error rate: > 94% tda7550r - tda7550 - tda7551 - tda7552 - tda7553 9/12
tda7552 tts3000 text-to-speech solution the tda7551 is part of a two-chip solution for text-to-speech, featuring the lernout & hauspie tts3000 engine. two devices are needed: a 16-bit microcontroller (st10) for string analysis and conversion the tda7552 dsp for voice synthesis. an external application sends ascii strings to the microcontroller, which perform an analysis of the entire sentence; language-dependent data is needed on the flash accessed by the st10. as a result of the analysis, a data stream is sent through i 2 c to the tds7552 dsp. no external memory is required by the dsp. the software running on the tda7552 dsp is independent from languages. control through i 2 c management of the dsp is accomplished through an i 2 c protocol: the tda7552 appears as a slave i 2 c device. many languages available the following languages are available: us english, french, german, italian, spanish, japanese. other languages available on request. sample rate: 11.025 khz audio am p t t d d a a 7 7 5 5 5 5 2 2 f f l l a a s s h h b b a a n n k k i 2 c s s t t 1 1 0 0 m m i i c c r r o o c c o o n n t t r r o o l l l l e e r r language-independent code language- dependent code ascii string figure 3. tda7550r - tda7550 - tda7551 - tda7552 - tda7553 10/12
dim. mm inch min. typ. max. min. typ. max. a 1.60 0.063 a1 0.05 0.15 0.002 0.006 a2 1.35 1.40 1.45 0.053 0.055 0.057 b 0.22 0.32 0.38 0.009 0.013 0.015 c 0.09 0.20 0.003 0.008 d 16.00 0.630 d1 14.00 0.551 d3 12.35 0.295 e 0.65 0.0256 e 16.00 0.630 e1 14.00 0.551 e3 12.35 0.486 l 0.45 0.60 0.75 0.018 0.024 0.030 l1 1.00 0.0393 k3.5 (min.), 7 (max.) tqfp80 (14x14x1.40mm) a a2 a1 seating plane c 20 21 40 41 60 61 80 e3 d3 e1 e d1 d e 1 b tqfp80l 0.10mm .004 pin 1 identification k l l1 0.25mm gage plane outline and mechanical data tda7550r - tda7550 - tda7551 - tda7552 - tda7553 11/12
information furnished is believed to be accurate and reliable. however, stmicroelectronics assumes no responsib ility for the cons equences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of stmicroelectronics. specification mentioned in this pu blication are subject to change without notice. this publication supersedes and replaces all information previously supplied. stmicroelectron ics products are not authorized for use as critical components in life support devices or systems without express written approval of stmicr oelectronics. the st logo is a registered trademark of stmicroelectronics ? 1999 stmicroelectronics C printed in italy C all rights reserved stmicroelectronics group of companies australia - brazil - china - finland - france - germany - hong kong - india - italy - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - u.s.a. http://www.st.com tda7550r - tda7550 - tda7551 - tda7552 - tda7553 12/12

▲Up To Search▲

Price & Availability of 7550

	To Download 7550 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .